Revision as of 16:16, 2 April 2014

Replacement Devices

Requirements

Scanning, e-beam lens correction, and image acquisition functions may need to be taken over by software and/or rapidly prototyped analog hardware. Complex synchronous waveforms may need to be synthesized at high-speed in response to other high-speed events. Probably the most demanding task is to correct "wiggle" on one axis while sweeping the beam across another. Internal voltages may range from 1uV-30kV.

~100kHz Analog I/O Bandwidth
209.5dB Dynamic Range (not necessarily continuous, though it would be nice)
At least 18 input and 18 output channels.
In-phase acquisition and response.
One-shot sample-and-hold behavior may be acceptable.

Technology

Waveform Retrieval/Synthesis

=Maximum Speed, Maximum Dynamic Range ADC/DACs

Modern audio devices can achieve approximately 120dB dynamic range at 192kHz sampling rates. The remaining 89.5dB (1V-30kV) dynamic range may be achieved through rarely switched gain programming resistors.

Usually these devices operate over I2S. Unfortunately, the I2S protocol requires ~4.6MHz per 24bit 192kS/s channel. Reading or driving 18 channels would require ~83MHz.

In-phase data acquisition response requires precise synchronization and low-latency (<100 microseconds). This probably necessitates a shared clock, and host software may need to implement one-shot functionality rather than real-time response. If synchronization between inputs and outputs is not feasible, a timing signal may be fed from an analog output to an analog input.

Candidate devices include:

ES9018 (Claims to be a 32-bit DAC.)

Hosts

=Beaglebone Black

I2S port seems to be derived from HDMI, which is output only.

Raspberry Pi

I2S port speed doesn't seem to be specified, though one individual reports the use of a software clock to generate 19.2MHz, which some problems.

Amanero

USB input, I2S output mode only. Unknown I2S port speed.

ATMega32U4/Arduino

ATMega32U4 chips can quickly provide USB connectivity and manage ADC/DAC devices. Unfortunately, these systems are slow.

FPGA

Needs research. Probably the only way we can efficiently interface with a massive load of I2S devices.

Off-the-Shelf

Some USRP devices may be capable of real-time synchronized operation at high speed. Cost is high, dynamic range is only 16 bit, and many ferrite common-mode chokes would be needed to minimize noise. http://www.ettus.com/content/files/kb/mimo_and_sync_with_usrp_updated.pdf

References

https://sites.google.com/site/koonaudioprojects/usb-to-stereo-i2s http://www.element14.com/community/community/knode/single-board_computers/next-gen_beaglebone/blog/2013/07/06/bbb--building-a-dac http://en.wikipedia.org/wiki/I%C2%B2S http://www.element14.com/community/community/knode/single-board_computers/next-gen_beaglebone/blog/2013/05/28/bbb--audio-notes http://volumio.org/raspberry-pi-i2s-dac-sounds-so-good/ http://amanero.com/ http://hackaday.com/2012/09/14/a-truly-professional-raspi-analog-input/

@@ Line 1: / Line 1: @@
 [[Category:Stereoscan]]
 =Replacement Devices=
-===Requirements===
+==Requirements==
-Scanning, e-beam lens correction, and image acquisition functions may need to be taken over by software and/or rapidly prototyped analog hardware. Complex synchronous waveforms may need to be synthesized at high-speed in response to other high-speed events. Internal voltages may range from 1uV-30kV.
+Scanning, e-beam lens correction, and image acquisition functions may need to be taken over by software and/or rapidly prototyped analog hardware. Complex synchronous waveforms may need to be synthesized at high-speed in response to other high-speed events. Probably the most demanding task is to correct "wiggle" on one axis while sweeping the beam across another. Internal voltages may range from 1uV-30kV.
 * ~100kHz Analog I/O Bandwidth
-* 209.5dB Dynamic Range
+* 209.5dB Dynamic Range (not necessarily continuous, though it would be nice)
-* At least 18 I/O channels.
+* At least 18 input and 18 output channels.
-* Synchronized timing.
+* In-phase acquisition and response.
-* Limited duration waveform detection and synthesis. Digital sample-and-hold mechanisms may be feasible instead of realtime ultra-low-latency processing.
+* One-shot sample-and-hold behavior may be acceptable.
-===Architecture===
+==Technology==
-Modern audio input devices (http://www.profusionplc.com/images/data%20sheets/at12612.pdf) can achieve approximately 120dB dynamic range at 192kHz sampling rates. The remaining dynamic range can be achieved through an amplifier with a programmable gain resistor, as the remaining 89.5dB (1V-30kV) is probably not needed continuously.
+===Waveform Retrieval/Synthesis===
+===Maximum Speed, Maximum Dynamic Range ADC/DACs==
+Modern audio devices can achieve approximately 120dB dynamic range at 192kHz sampling rates. The remaining 89.5dB (1V-30kV) dynamic range may be achieved through rarely switched gain programming resistors.
-Simultaneous in phase data capture may be difficult. At minimum, all analog I/O devices will need to share the same clock, to begin conversion cycles simultaneously.
+Usually these devices operate over I2S. Unfortunately, the I2S protocol requires ~4.6MHz per 24bit 192kS/s channel. Reading or driving 18 channels would require ~83MHz.
-=Rejected=
+In-phase data acquisition response requires precise synchronization and low-latency (<100 microseconds). This probably necessitates a shared clock, and host software may need to implement one-shot functionality rather than real-time response. If synchronization between inputs and outputs is not feasible, a timing signal may be fed from an analog output to an analog input.
-The 24bit NI DAQ systems have disappointing low sample rates.
+Candidate devices include:
+* ES9018 (Claims to be a 32-bit DAC.)
+==Hosts==
+===Beaglebone Black==
+I2S port seems to be derived from HDMI, which is output only.
+===Raspberry Pi===
+I2S port speed doesn't seem to be specified, though one individual reports the use of a software clock to generate 19.2MHz, which some problems.
+===Amanero===
+USB input, I2S output mode only. Unknown I2S port speed.
+===ATMega32U4/Arduino===
+ATMega32U4 chips can quickly provide USB connectivity and manage ADC/DAC devices. Unfortunately, these systems are slow.
+===FPGA===
+Needs research. Probably the only way we can efficiently interface with a massive load of I2S devices.
+===Off-the-Shelf===
+Some USRP devices may be capable of real-time synchronized operation at high speed. Cost is high, dynamic range is only 16 bit, and many ferrite common-mode chokes would be needed to minimize noise.
+http://www.ettus.com/content/files/kb/mimo_and_sync_with_usrp_updated.pdf
+=References=
+https://sites.google.com/site/koonaudioprojects/usb-to-stereo-i2s
+http://www.element14.com/community/community/knode/single-board_computers/next-gen_beaglebone/blog/2013/07/06/bbb--building-a-dac
+http://en.wikipedia.org/wiki/I%C2%B2S
+http://www.element14.com/community/community/knode/single-board_computers/next-gen_beaglebone/blog/2013/05/28/bbb--audio-notes
+http://volumio.org/raspberry-pi-i2s-dac-sounds-so-good/
+http://amanero.com/
+http://hackaday.com/2012/09/14/a-truly-professional-raspi-analog-input/

StereoscanElectronics: Difference between revisions

From HacDC Wiki