Actions

FPGAWorkshopNick: Difference between revisions

From HacDC Wiki

(Created page with 'Video scaler with VGA output To start off simple, the design will implement a dual frame buffer to display a lower resolution video image within a higher resolution output frame…')
 
No edit summary
 
(5 intermediate revisions by one other user not shown)
Line 1: Line 1:
Video scaler with VGA output
[[Category:FPGAWorkshop]]


To start off simple, the design will implement a dual frame buffer to display a lower resolution video image within a higher resolution output frame without scaling. The input video signal will be <640x480 24-bit digital RGB, and the output will be 640x480 analog RGB. If this works out, then different scaling algorithms can be implemented to scale the input resolution to fill the full frame of the output resolution. The idea is to add complexity to the code and input/output circuitry incrementally, eventually I would like to make a deinterlacer/scaler for interlaced analog RGB video.
'''Video scaler with VGA output'''
 
To reduce the high likelihood of this project ending in undebuggable disaster, I plan to start off with simple goals and add complexity to the code and input/output circuitry incrementally.
 
 
1: (COMPLETED) Generate a simple 640x480 VGA test pattern with all timing and sync signals controlled by the FPGA.
 
3: Create a framebuffer in Block RAM or the devboard's SRAM.
 
4: Use the framebuffer to window low resolution (<640x480) digital video input within a 640x480 output frame (no scaling).
 
5: Attempt to implement scaling algorithms to scale the input resolution to fill the full frame of the output resolution.
 
6: Add 24-bit color depth to the output with the addition of a THS8134B video DAC.
 
 
If I can manage to get this far, I will add additional objectives.

Latest revision as of 17:06, 3 April 2012


Video scaler with VGA output

To reduce the high likelihood of this project ending in undebuggable disaster, I plan to start off with simple goals and add complexity to the code and input/output circuitry incrementally.


1: (COMPLETED) Generate a simple 640x480 VGA test pattern with all timing and sync signals controlled by the FPGA.

3: Create a framebuffer in Block RAM or the devboard's SRAM.

4: Use the framebuffer to window low resolution (<640x480) digital video input within a 640x480 output frame (no scaling).

5: Attempt to implement scaling algorithms to scale the input resolution to fill the full frame of the output resolution.

6: Add 24-bit color depth to the output with the addition of a THS8134B video DAC.


If I can manage to get this far, I will add additional objectives.