Digital Design & FPGA Workshop

- Week 2 Combinatorial Logic
 - Representation of Information
 - The MOSFET switch
 - Boolean Logic
 - Timing and Hazards
 - Make sure VMs are setup for next week

How do you build systems with >1G components?



Concrete encoding of information

To this point we've discussed encoding information using bits. But where do bits come from?

If we're going to design a machine that manipulates information, how should that information be physically encoded?

What makes a good bit?

- cheap (we want a lot of them)
- stable (reliable, repeatable)
- ease of manipulation

(access, transform, combine, transmit, store)

He said to his friend, "If the British march By land or sea from the town to-night, Hang a lantern aloft in the belfry arch Of the North Church tower as a signal light,--

One if by land, and two if by sea;

And I on the opposite shore will be, Ready to ride and spread the alarm Through every Middlesex village and farm, For the country folk to be up and to arm."

A substrate for computation

We can build upon almost any physical phenomenon

Wait! Those last ones might have potential...



lanterns elephants engraved stone tablets Billiard balls sequences of amino acids polarization of a photon

But, since we're EE's...

Stick with things we know about: voltagesphase currents frequency

This semester we'll use voltages to encode information. But the best choice depends on the intended application...

Voltage pros: easy generation, detection lots of engineering knowledge potentially low power in steady state

zero

Voltage cons:

easily affected by environment DC connectivity required? R & C effects slow things down

Representing information with voltage

Representation of each point (x, y) on a B&W Picture:

Ovolts: BLACK 1 volt: WHITE 0.37 volts: 37% Gray etc.

Representation of a picture: Scan points in some prescribed raster order... generate voltage waveform

How much information at each point?

How do you build systems with >1G components?



The Key to System Design

A system is a structure that is guaranteed to exhibit a specified behavior, assuming all of its components obey their specified behaviors.

How is this achieved?

Contracts!

Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

The Digital Panacea ...

Why digital?

... because it keeps the contracts simple!

The price we pay for this robustness...

All the information that we transfer between modules is only 1 crummy bit!

But, we get a guarantee of reliable processing.

The Digital Abstraction



Keep in mind that the world is not digital, we would simply like to engineer it to behave that way. Furthermore, we must use real physical phenomena to implement digital designs!

Using Voltages "Digitally"

- Key idea: don't allow "O" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component and wire in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "O" and "1".





Review: Noise Margin





Large noise margins protect against various noise sources

How do you build systems with >1G components?



MOS Technology: The NMOS Switch



NMOS ON when Switch Input is High

NMOS Device Characteristics



Illii

1417

PMOS: The Complementary Switch

Pliī



PMOS ON when Switch Input is Low







Inverter VTC: Load Line Analysis



L2: 6.111 Spring 2006

Plii

Introductory Digital Systems Laboratory

11117

How do you build systems with >1G components?



Phir

Common Logic Gates





Introductory Digital Systems Laboratory

14117



XOR (X ⊕ Y)



X	Y	Ζ
0	0	0
0	1	1
1	0	1
1	1	0

$$Z = X \overline{Y} + \overline{X} Y$$

X or Y but not both
("inequality", "difference")

 $\frac{\mathsf{XNOR}}{(\mathsf{X} \oplus \mathsf{Y})}$





 $Z = \overline{X} \overline{Y} + X Y$ X and Y the same ("equality")

Widely used in arithmetic structures such as adders and multipliers

Theorems of Boolean Algebra (I)

Pliī

Elementary	
$1 X + 0 = X$ $1 D X \cdot 1 = X$	
$2 X + 4 = 4 \qquad 2 X + 4 = 4$	
2. + 1 = 1 $2D. + 0 = 0$	
3. $X + X = X$ 3D. $X \cdot X = X$	
4. $(\overline{\overline{X}}) = X$	
5. $X + \overline{X} = 1$ 5D. $X \cdot \overline{X} = 0$	
Commutativity:	
= COMMULTIC COMULT COMULTA COMULA C	
$\mathbf{O}. \mathbf{A} + \mathbf{f} = \mathbf{f} + \mathbf{A} \qquad \qquad \mathbf{O} \mathbf{D}. \mathbf{A} \bullet \mathbf{f} = \mathbf{f} \bullet \mathbf{A}$	
Associativity:	
= 7(000000000000000000000000000000000000	
7. $(X + f) + Z = X + (f + Z)$ 7D. $(X • f) • Z = X • (f • Z)$	
Distributivity.	
8. $X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$ 8D. $X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$	
Uniting:	
$0 X \circ X \circ \overline{X} = X \qquad 0 (X \circ \overline{X}) \circ (X \circ \overline{X}) = X$	
9. $(x + t) = x$ 9D. $(x + t) = x$	
- Absorption.	
Absorption:	
10. $X + X_{\bullet} Y = X$ 10D. $X \bullet (X + Y) = X$	
11. $(X + \overline{Y}) \cdot Y = X \cdot Y$ 11D. $(X \cdot \overline{Y}) + Y = X + Y$	

14117



Factoring: 12. $(X \bullet Y) + (X \bullet Z) =$

Illii

2D.
$$(X + Y) \cdot (X + Z) = X + (Y \cdot Z)$$

Consensus: 13. $(X \bullet Y) + (Y \bullet Z) + (X \bullet Z) =$ $X \bullet Y + X \bullet Z$

 $X \bullet (Y + Z)$

13D.
$$(X + Y) \cdot (Y + Z) \cdot (\overline{X} + Z) = (X + Y) \cdot (\overline{X} + Z)$$

De Morgan's: 14. $(\overline{X + Y + ...}) = \overline{X} \cdot \overline{Y} \cdot ...$ 14D. $(\overline{X \cdot Y \cdot ...}) = \overline{X} + \overline{Y} + ...$

Generalized De Morgan's: 15. $f(X1, X2, ..., Xn, 0, 1, +, \bullet) = f(X1, X2, ..., Xn, 1, 0, \bullet, +)$

Duality

 \Box Dual of a Boolean expression is derived by replacing • by +, + by •, 0 by 1, and 1 by 0, and leaving variables unchanged

 $\Box f (X1, X2, ..., Xn, 0, 1, +, \bullet) \Leftrightarrow f(X1, X2, ..., Xn, 1, 0, \bullet, +)$

There are only so many gates

There are only 16 possible 2-input gates

... some we know already, others are just silly



Do we need all of these gates? Nope. After all, we describe them all using AND, OR, and NOT.

- 1-bit binary adder S □ inputs: A, B, Carry-in Β Cout □ outputs: Sum, Carry-out Cin Cin S Cout **Sum-of-Products Canonical Form** B Α 00001111 0 0 1 1 0 0 1 01010101 00010111 1 1 0 1 0 0 $S = \overline{A} \overline{B} Cin + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin}$ $Cout = \overline{A} B Cin + A \overline{B} Cin + A B \overline{Cin} + A B Cin$
- Product term (or minterm)
 - ANDed product of literals input combination for which output is true
 - Each variable appears exactly once, in true or inverted form (but not both)





Cout =
$$\overline{A}$$
 B Cin + A \overline{B} Cin + A B \overline{Cin} + A B Cin

= \overline{A} B Cin + A B Cin + A \overline{B} Cin + A B Cin + A B \overline{Cin} + A B Cin

=
$$(\overline{A} + A) B Cin + A (\overline{B} + B) Cin + A B (\overline{Cin} + Cin)$$

- = B Cin + A Cin + A B
- = (B + A) Cin + A B

$$S = \overline{A B} Cin + \overline{A B} \overline{Cin} + \overline{A B} \overline{Cin} + \overline{A B} Cin$$
$$= (\overline{A B} + \overline{A B})Cin + (\overline{A B} + \overline{A B})Cin$$
$$= (\overline{A \oplus B})Cin + (\overline{A \oplus B})\overline{Cin}$$
$$= A \oplus B \oplus Cin$$

Sum-of-Products & Product-of-Sum

Pliī

Product term (or minterm): ANDed product of literals – input combination for which output is true

A	В	С	minterms		F in canonical form:
0	0	0	A B C	mO	$F(A \ B \ C) = \Sigma m(1 \ 3 \ 5 \ 6 \ 7)$
0	0	1	ABC	m1	= m1 + m3 + m5 + m6 + m7
0	1	0	A B C	m2	$F = \overline{A} \overline{B} C + \overline{A} B C + A \overline{B} C + A B \overline{C} + ABC$
0	1	1	A B C	m3	canonical form ≠ minimal form
1	0	0	ABC	m4	$F(A, B, C) = \overline{A} \overline{B} C + \overline{A} B C + A\overline{B} C + ABC + AB\overline{C}$
1	0	1	ABC	m5	$= (\overline{A} \overline{B} + \overline{A} B + A\overline{B} + AB)C + AB\overline{C}$
1	1	0	ABC	m6	$= ((\overline{A} + A)(\overline{B} + B))C + AB\overline{C}$
1	1	1	ABC	<mark>,</mark> m7	$= C + AB\overline{C} = AB\overline{C} + C = AB + C$
				/	

short-hand notation form in terms of 3 variables

Sum term (or maxterm) - ORed sum of literals – input combination for which output is false

	A	В		maxierms		
	0	0	0	A + B + C	MO	E in companied form:
	0	0	1	$A + B + \overline{C}$	M1	$F(A \cap C) = \pi M(\Omega 2 \Lambda)$
	0	1	0	$A + \overline{B} + C$	M2	$\Gamma(A, D, C) = 11/V((U, C, 4))$ $= AAO = AA2 = AAA$
	0	1	1	$A + \overline{B} + \overline{C}$	M3	= (A + B + C)(A + B + C)(A + B + C)
	1	0	0	\overline{A} + B + C	M4	= (A + D + C)(A + D + C)(A + D + C)
	1	0	1	$\overline{A} + \overline{B} + \overline{C}$	M5	E(A P C) = (A + P + C)(A + P + C)(A + P + C)
	1	1	0	$\overline{A} + \overline{B} + C$	M6	T(A, B, C) = (A + B + C)(A + B + C)(A + B + C) = $(A + B + C)(A + B + C)$
	1	1	1	$\overline{A} + \overline{B} + \overline{C}$	M7	(A + B + C)(A + B + C) (A + B + C)(A + B + C)
shor	t-har	nd not	ation f	or maxterms of 3	* Variables	= (A + C) (B + C)

L2: 6.111 Spring 2006

n

Plii

Introductory Digital Systems Laboratory



- Alternative to truth-tables to help visualize adjacencies
 - Guide to applying the uniting theorem On-set elements with only one variable changing value are adjacent unlike in a linear truth-table



Numbering scheme based on Gray–code

□ e.g., 00, 01, 11, 10 (only a single bit changes in code for adjacent map cells)





K-Map Examples



Cout =



F(A,B,C) =





F' simply replace 1's with 0's and vice versa

F'(A,B,C) = Σm(1,2,3,6)



Plii



|4ii

Don't Cares can be treated as 1's or 0's if it is advantageous to do so



 $F(A,B,C,D) = \Sigma m(1,3,5,7,9) + \Sigma d(6,12,13)$ $F = \overline{A} D + \overline{B} \overline{C} D \quad w/o \text{ don't cares}$ $F = \overline{C} D + \overline{A} D \quad w/ \text{ don't cares}$ By treating this DC as a "4" o 2 subs

By treating this DC as a "1", a 2-cube can be formed rather than one 0-cube



In PoS form: $F = D(\overline{A} + \overline{C})$

Equivalent answer as above, but fewer literals

Due to unavoidable delays...

Propagation delay (t_{PD}) : An UPPER BOUND on the delay from valid inputs to valid outputs.



Contamination Delay

an optional, additional timing spec

INVALID inputs take time to propagate, too...



CONTAMINATION DELAY, t_{CD}

A LOWER BOUND on the delay from any invalid input to an invalid output

The Combinational Contract



Note:

Example: Timing Analysis

If NAND gates have a $t_{PD} = 4nS$ and $t_{CD} = 1nS$

t_{CD} is the *minimum* cumulative contamination delay over all paths from inputs to outputs

$$t_{CD} = 2_{NS}$$



Oh yeah... one last issue



Recall the rules for *combinational devices*:

Output guaranteed to be valid when <u>all</u> inputs have been valid for at least t_{PD} , and, outputs may become invalid no earlier than t_{CD} after an input changes!

Many gate implementations--e.g., CMOS adhere to even tighter restrictions. MiT

Hazards





Figure by MIT OpenCourseWare.

Fixing Hazards



The glitch is the result of timing differences in parallel data paths. It is associated with the function jumping between groupings or product terms on the K-map. To fix it, cover it up with another grouping or product term!



Figure by MIT OpenCourseWare.

 In general, it is difficult to avoid hazards – need a robust design methodology to deal with hazards.

Lets design stuff!

Where do we start?

We have a bag of gates.



6.004 - Fall 2002

We can make most gates out of others



How many different gates do we really need?

One will do!

NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

Stupid Gate Tricks



Can we compute N-input XOR faster?

I think that I shall never see a circuit lovely as...



Signal propagation takes O(<u>log N</u>) gate delays.

Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?

Are Trees Always Best?

Alternate Plan: Large Fan-in gates

- N pulldowns with complementary pullups
- Output HIGH if any input is HIGH = "OR"





Don't be mislead by the "big O" stuff... the constants in this case can be much smaller... so for small N this plan might be the best.

Here's a Design Approach

Tru	1111	IUDIE		
С	В	A	У	
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	0	
1	1	0	1	
1	1	1	1	

Truth Tabla

1) Write out our functional spec as a truth table

2) Write down a Boolean expression for every '1' in the output

 $Y = \overline{CB}A + \overline{C}BA + CB\overline{A} + CBA$

3) Wire up the gates, call it a day, and declare success!

This approach will always give us Boolean expressions in a particular form: SUM-OF-PRODUCTS

Straightforward Synthesis

We can implement SUM-OF-PRODUCTS with just three levels of logic.

INVERTERS/AND/OR

Propagation delay --No more than 3 gate delays (ignoring fan-in)

