


# Digital Design & FPGA Workshop

- Week 2 – Combinatorial Logic
  - Representation of Information
  - The MOSFET switch
  - Boolean Logic
  - Timing and Hazards
  - Make sure VMs are setup for next week


# How do you build systems with >1G components?




Personal Computer:  
Hardware & Software



Circuit Board:  
 $\approx 8$  / system  
1-2G devices




Integrated Circuit:  
 $\approx 8-16$  / PCB  
.25M-16M devices



Module:  
 $\approx 8-16$  / IC  
100K devices


MOSFET



Scheme for  
representing  
information



Gate:  
 $\approx 2-16$  / Cell  
8 devices



Cell:  
 $\approx 1K-10K$  / Module  
16-64 devices



# Concrete encoding of information

To this point we've discussed encoding information using bits. But where do bits come from?

If we're going to design a machine that manipulates information, how should that information be physically encoded?

What makes a good bit?


- cheap (we want a lot of them)
- stable (reliable, repeatable)
- ease of manipulation  
(access, transform, combine, transmit, store)

He said to his friend, "If the British march  
By land or sea from the town to-night,  
Hang a lantern aloft in the belfry arch  
Of the North Church tower as a signal light,--  
**One if by land, and two if by sea;**  
And I on the opposite shore will be,  
Ready to ride and spread the alarm  
Through every Middlesex village and farm,  
For the country folk to be up and to arm."

# A substrate for computation

We can build upon almost any physical phenomenon

Wait!  
Those last ones  
might have potential...



~~lanterns~~  
~~elephants~~  
~~engraved stone tablets~~  
~~Billiard balls~~  
~~sequences of amino acids~~  
~~polarization of a photon~~

# But, since we're EE's...

Stick with things we know about:

voltages  
phase

currents

frequency

This semester we'll use **voltages** to encode information. But the best choice depends on the intended application...

Voltage pros:

easy generation, detection

lots of engineering knowledge

potentially ~~low~~ power in steady state

**zero**

Voltage cons:

easily affected by environment

DC connectivity required?

R & C effects slow things down

# Representing information with voltage

Representation of each point (x, y) on a B&W Picture:

0 volts:           BLACK  
1 volt: WHITE  
0.37 volts:    37% Gray  
etc.

Representation of a picture:


Scan points in some prescribed  
raster order... generate voltage  
waveform

**How much information  
at each point?**


# How do you build systems with >1G components?




Personal Computer:  
Hardware & Software



Circuit Board:  
 $\approx 8$  / system  
1-2G devices




Integrated Circuit:  
 $\approx 8-16$  / PCB  
.25M-16M devices



Module:  
 $\approx 8-16$  / IC  
100K devices


MOSFET



Scheme for  
representing  
information



Gate:  
 $\approx 2-16$  / Cell  
8 devices



Cell:  
 $\approx 1K-10K$  / Module  
16-64 devices



# The Key to System Design

A system is a structure that is guaranteed to exhibit a specified behavior, assuming all of its components obey their specified behaviors.

How is this achieved?

**Contracts!**

Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.



# The Digital Panacea ...

Why digital?


*... because it keeps the contracts simple!*

The price we pay for this robustness...

All the information that we transfer between  
modules is only 1 crummy bit!

But, we get a guarantee of reliable processing.


# The Digital Abstraction



Keep in mind that the world is not digital, we would simply like to engineer it to behave that way. Furthermore, we must use **real physical phenomena** to implement digital designs!


# Using Voltages “Digitally”


- Key idea: don't allow “0” to be mistaken for a “1” or vice versa
- Use the same “uniform representation convention”, for every component and wire in our digital system
- To implement devices with high reliability, we outlaw “close calls” via a representation convention which forbids a range of voltages between “0” and “1”.



CONSEQUENCE:



Notion of “VALID” and “INVALID” logic levels





**Truth Table**

IN	OUT
0	1
1	0



$$NM_L = V_{IL} - V_{OL}$$


$$NM_H = V_{OH} - V_{IH}$$

- Large noise margins protect against various noise sources


# How do you build systems with >1G components?




Personal Computer:  
Hardware & Software



Circuit Board:  
 $\approx 8$  / system  
1-2G devices




Integrated Circuit:  
 $\approx 8-16$  / PCB  
.25M-16M devices



Module:  
 $\approx 8-16$  / IC  
100K devices


MOSFET



Scheme for  
representing  
information





Gate:  
 $\approx 2-16$  / Cell  
8 devices




Cell:  
 $\approx 1K-10K$  / Module  
16-64 devices






**Switch Model**




**OFF**





**ON**





***NMOS ON when Switch Input is High***



- **MOS is a very non-linear.**
- **Switch-resistor model sufficient for first order analysis.**





**Switch Model**





***PMOS ON when Switch Input is Low***



## Switch Model




*Rail-to-rail Swing in CMOS*



## CMOS gates have:


- Rail-to-rail swing (0V to  $V_{DD}$ )
- Large noise margins
- “zero” static power dissipation




# How do you build systems with >1G components?




Personal Computer:  
Hardware & Software




Circuit Board:  
 $\approx 8$  / system  
1-2G devices



Integrated Circuit:  
 $\approx 8-16$  / PCB  
.25M-16M devices



Module:  
 $\approx 8-16$  / IC  
100K devices




MOSFET



Scheme for  
representing  
information



Gate:  
 $\approx 2-16$  / Cell  
8 devices



Cell:  
 $\approx 1K-10K$  / Module  
16-64 devices




## Gate

## Symbol

## Truth-Table

## Expression


NAND



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

$$Z = \overline{X \cdot Y}$$


AND



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

$$Z = X \cdot Y$$


NOR



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

$$Z = \overline{X + Y}$$

OR



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

$$Z = X + Y$$


**XOR**  
( $X \oplus Y$ )



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

$Z = X \bar{Y} + \bar{X} Y$   
X or Y but not both  
("inequality", "difference")

**XNOR**  
 $\overline{(X \oplus Y)}$



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

$Z = \bar{X} \bar{Y} + X Y$   
X and Y the same  
("equality")

*Widely used in arithmetic structures such as adders and multipliers*

## ■ Elementary

$$1. X + 0 = X$$

$$2. X + 1 = 1$$

$$3. X + X = X$$

$$4. \overline{\overline{X}} = X$$

$$5. X + \overline{X} = 1$$

$$1D. X \cdot 1 = X$$

$$2D. X \cdot 0 = 0$$

$$3D. X \cdot X = X$$

$$5D. X \cdot \overline{X} = 0$$

## ■ Commutativity:

$$6. X + Y = Y + X$$

$$6D. X \cdot Y = Y \cdot X$$

## ■ Associativity:

$$7. (X + Y) + Z = X + (Y + Z)$$

$$7D. (X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$$

## ■ Distributivity:

$$8. X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$$

$$8D. X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$$

## ■ Uniting:

$$9. X \cdot Y + X \cdot \overline{Y} = X$$

$$9D. (X + Y) \cdot (X + \overline{Y}) = X$$

## ■ Absorption:

$$10. X + X \cdot Y = X$$

$$10D. X \cdot (X + Y) = X$$

$$11. (X + \overline{Y}) \cdot Y = X \cdot Y$$

$$11D. (X \cdot \overline{Y}) + Y = X + Y$$

## ■ Factoring:

$$12. (X \cdot Y) + (X \cdot Z) = X \cdot (Y + Z)$$

$$12D. (X + Y) \cdot (X + Z) = X + (Y \cdot Z)$$

## ■ Consensus:

$$13. (X \cdot Y) + (Y \cdot Z) + (\bar{X} \cdot Z) = X \cdot Y + \bar{X} \cdot Z$$

$$13D. (X + Y) \cdot (Y + Z) \cdot (\bar{X} + Z) = (X + Y) \cdot (\bar{X} + Z)$$

## ■ De Morgan's:

$$14. \overline{(X + Y + \dots)} = \bar{X} \cdot \bar{Y} \cdot \dots$$

$$14D. \overline{(X \cdot Y \cdot \dots)} = \bar{X} + \bar{Y} + \dots$$

## ■ Generalized De Morgan's:

$$15. \overline{f(X_1, X_2, \dots, X_n, 0, 1, +, \cdot)} = f(\bar{X}_1, \bar{X}_2, \dots, \bar{X}_n, 1, 0, \cdot, +)$$

## ■ Duality

□ Dual of a Boolean expression is derived by replacing  $\cdot$  by  $+$ ,  $+$  by  $\cdot$ , 0 by 1, and 1 by 0, and leaving variables unchanged

$$\square f(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) \Leftrightarrow f(X_1, X_2, \dots, X_n, 1, 0, \cdot, +)$$

# There are only so many gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

I N P U T AB	Z E R	A N D	A > B	A A	B A	X O R	O R	N O T	X N O R	N O T 'B'	A <= B	N O T 'A'	B <= A	N A N D	O R E
00	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	0	0	1	1	0	0	1	1
11	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1

How many of these gates can be implemented using a single CMOS gate?


Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.



## ■ 1-bit binary adder

- inputs: A, B, Carry-in
- outputs: Sum, Carry-out



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## Sum-of-Products Canonical Form

$$S = \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in}$$

$$C_{out} = \bar{A} B C_{in} + A \bar{B} C_{in} + A B \bar{C}_{in} + A B C_{in}$$

## ■ Product term (or minterm)

- ANDed product of literals – input combination for which output is true
- Each variable appears exactly once, in true or inverted form (but not both)

$$\begin{aligned}
 \text{Cout} &= \overline{A} B C_{in} + A \overline{B} C_{in} + A B \overline{C_{in}} + A B C_{in} \\
 &= \overline{A} B C_{in} + A B C_{in} + A \overline{B} C_{in} + A B C_{in} + A B \overline{C_{in}} + A B C_{in} \\
 &= (\overline{A} + A) B C_{in} + A (\overline{B} + B) C_{in} + A B (\overline{C_{in}} + C_{in}) \\
 &= B C_{in} + A C_{in} + A B \\
 &= (B + A) C_{in} + A B
 \end{aligned}$$

$$\begin{aligned}
 S &= \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C_{in}} + A \overline{B} \overline{C_{in}} + A B C_{in} \\
 &= (\overline{A} \overline{B} + A B) C_{in} + (A \overline{B} + \overline{A} B) \overline{C_{in}} \\
 &= \overline{(A \oplus B)} C_{in} + (A \oplus B) \overline{C_{in}} \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

- Product term** (or minterm): ANDed product of literals – input combination for which output is true

A	B	C	minterms	
0	0	0	$\overline{A} \overline{B} \overline{C}$	m0
0	0	1	$\overline{A} \overline{B} C$	m1
0	1	0	$\overline{A} B \overline{C}$	m2
0	1	1	$\overline{A} B C$	m3
1	0	0	$A \overline{B} \overline{C}$	m4
1	0	1	$A \overline{B} C$	m5
1	1	0	$A B \overline{C}$	m6
1	1	1	$A B C$	m7

short-hand notation form in terms of 3 variables

F in canonical form:

$$F(A, B, C) = \sum m(1,3,5,6,7)$$

$$= m1 + m3 + m5 + m6 + m7$$

$$F = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} C + A B \overline{C} + ABC$$

canonical form  $\neq$  minimal form

$$F(A, B, C) = \overline{A} \overline{B} C + \overline{A} B C + A \overline{B} C + ABC + ABC \overline{C}$$

$$= (\overline{A} \overline{B} + \overline{A} B + A \overline{B} + AB)C + ABC \overline{C}$$

$$= ((\overline{A} + A)(\overline{B} + B))C + ABC \overline{C}$$

$$= C + ABC \overline{C} = ABC \overline{C} + C = AB + C$$

- Sum term** (or maxterm) - ORed sum of literals – input combination for which output is false

A	B	C	maxterms	
0	0	0	$A + B + C$	M0
0	0	1	$A + B + \overline{C}$	M1
0	1	0	$A + \overline{B} + C$	M2
0	1	1	$A + \overline{B} + \overline{C}$	M3
1	0	0	$\overline{A} + B + C$	M4
1	0	1	$\overline{A} + B + \overline{C}$	M5
1	1	0	$\overline{A} + \overline{B} + C$	M6
1	1	1	$\overline{A} + \overline{B} + \overline{C}$	M7

short-hand notation for maxterms of 3 variables

F in canonical form:

$$F(A, B, C) = \prod M(0,2,4)$$

$$= M0 \cdot M2 \cdot M4$$

$$= (A + B + C) (A + \overline{B} + C) (\overline{A} + B + C)$$

canonical form  $\neq$  minimal form

$$F(A, B, C) = (A + B + C) (A + \overline{B} + C) (\overline{A} + B + C)$$

$$= (A + B + C) (A + \overline{B} + C)$$

$$(A + B + C) (\overline{A} + B + C)$$

$$= (A + C) (B + C)$$

- Alternative to truth-tables to help visualize adjacencies
  - Guide to applying the uniting theorem - On-set elements with only one variable changing value are adjacent unlike in a linear truth-table

	A	0	1
B		0	1
0		0	1
1		1	0

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0

- Numbering scheme based on Gray-code

- e.g., 00, 01, 11, 10 (only a single bit changes in code for adjacent map cells)

2-variable K-map


	A	0	1
B		0	1
0		0	2
1		1	3

3-variable K-map


		AB	00	01	11	10
C			0	1	6	4
0			0	2	7	5
1			1	3	14	10

		AB	00	01	11	10
CD			0	4	12	8
00			1	5	13	9
01			3	7	15	11
11			2	6	14	10
10						

4-variable K-map




**Cout =**




$$F(A,B,C) = \sum m(0,4,5,7)$$

**F =**




**F(A,B,C) =**



**F' simply replace 1's with 0's and vice versa**

$$F'(A,B,C) = \sum m(1,2,3,6)$$


**F' =**



$$F(A,B,C,D) = \sum m(0,2,3,5,6,7,8,10,11,14,15)$$

$$F = C + \bar{A} B D + \bar{B} \bar{D}$$

Find the smallest number of the largest possible subcubes that cover the ON-set



K-map Corner Adjacency Illustrated in the 4-Cube

**Don't Cares can be treated as 1's or 0's if it is advantageous to do so**

AB		A			
		00	01	11	10
C	CD	00	01	11	10
	00	0	0	X	0
	01	1	1	X	1
	11	1	1	0	0
	10	0	X	0	0

Annotations: A bracket above the top row (11, 10) is labeled 'A'. A bracket below the bottom row (10) is labeled 'B'. A bracket to the right of the middle two rows (01, 11) is labeled 'D'. A bracket to the left of the middle two rows (01, 11) is labeled 'C'.

$$F(A,B,C,D) = \sum m(1,3,5,7,9) + \sum d(6,12,13)$$

$$F = \bar{A} D + \bar{B} \bar{C} D \text{ w/o don't cares}$$

$$F = \bar{C} D + \bar{A} D \text{ w/ don't cares}$$

By treating this DC as a "1", a 2-cube can be formed rather than one 0-cube

In PoS form:  $F = D (\bar{A} + \bar{C})$

Equivalent answer as above, but fewer literals


AB		A			
		00	01	11	10
C	CD	00	01	11	10
	00	0	0	X	0
	01	1	1	X	1
	11	1	1	0	0
	10	0	X	0	0

Annotations: A bracket above the top row (11, 10) is labeled 'A'. A bracket below the bottom row (10) is labeled 'B'. A bracket to the right of the middle two rows (01, 11) is labeled 'D'. A bracket to the left of the middle two rows (01, 11) is labeled 'C'.

# Due to unavoidable delays...


Propagation delay ( $t_{PD}$ ):

An UPPER BOUND on the delay from valid inputs to valid outputs.



**GOAL:**

*minimize*  
propagation  
delay!



**ISSUE:**

keep  
Capacitances  
low and  
transistors  
fast

time constant  
 $\tau = R_{PD} \cdot C_L$


time constant  
 $\tau = R_{PU} \cdot C_L$



# Contamination Delay

*an optional, additional timing spec*

INVALID inputs take time to propagate, too...



Do we really need  $t_{CD}$ ?

Usually not... it'll be important when we design circuits with registers (coming soon!)

If  $t_{CD}$  is not specified, safe to assume it's **0**.

CONTAMINATION DELAY,  $t_{CD}$


A LOWER BOUND on the delay from any invalid input to an invalid output

# The Combinational Contract



A	B
0	1
1	0

$t_{PD}$  propagation delay  
 $t_{CD}$  contamination delay



Note:

1. *No Promises* during 
2. Default (conservative) spec:  $t_{CD} = 0$


# Example: Timing Analysis

If NAND gates have a  $t_{PD} = 4\text{ nS}$  and  $t_{CD} = 1\text{ nS}$

$t_{CD}$  is the *minimum* cumulative contamination delay over all paths from inputs to outputs

$$t_{PD} = \underline{12} \text{ nS}$$


$$t_{CD} = \underline{2} \text{ nS}$$




$t_{PD}$  is the *maximum* cumulative propagation delay over all paths from inputs to outputs

# Oh yeah... one last issue

NOR:



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0




Recall the rules for *combinational devices*:

Output guaranteed to be valid when **all** inputs have been valid for at least  $t_{PD}$ , and, outputs may become invalid no earlier than  $t_{CD}$  after an input changes!

Many gate implementations--e.g., CMOS—  
adhere to even tighter restrictions.


Static hazards: Consider this function:

$$F = A * \bar{C} + B * C$$



	AB			
C \	00	01	11	10
0	0	0	1	1
1	0	1	1	0

A = B = 1



Implemented with MSI gates:




Figure by MIT OpenCourseWare.

The glitch is the result of timing differences in parallel data paths. It is associated with the function jumping between groupings or product terms on the K-map. To fix it, cover it up with another grouping or product term!






Figure by MIT OpenCourseWare.

- **In general, it is difficult to avoid hazards – need a robust design methodology to deal with hazards.**

# Lets design stuff!

Where do we start?

We have a bag of gates.



We need

... a systematic approach for  
designing logic

We have a spec.

What do we do?




Did I mention we  
have gates?

We can build ANY  
Combinational Device...  
*can't we????*

# We can make most gates out of others

B > A	
AB	Y
00	0
01	1
10	0
11	0

XOR	
AB	Y
00	0
01	1
10	1
11	0




How many different gates do we really need?



# One will do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

# Stupid Gate Tricks


Suppose we have some 2-input XOR gates:



$$t_{pd} = 1$$
$$t_{cd} = 0$$

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

And we want an N-input XOR:




$$t_{pd} = O(\underline{N}) \text{ -- WORST CASE.}$$

output = 1  
iff number of 1s  
input is ODD  
("ODD PARITY")

Can we compute N-input XOR faster?

I think that I shall never see  
a circuit lovely as...



N-input TREE has  $O(\underline{\log N})$  levels...


Signal propagation takes  $O(\underline{\log N})$  gate delays.

Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?


# Are Trees Always Best?

## Alternate Plan: Large Fan-in gates

- ◆ N pulldowns with complementary pullups
- ◆ Output HIGH if any input is HIGH = "OR"



- ◆ Propagation delay is  $O(\frac{N}{C})$ , since each additional MOSFET adds  $N$



Don't be misled by the "big O" stuff... the constants in this case can be much smaller... so for small N this plan might be the best.

# Here's a Design Approach

## Truth Table

C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

1) Write out our functional spec as a truth table

2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{C}BA + \overline{C}B\overline{A} + C\overline{B}\overline{A} + CBA$$

3) Wire up the gates, call it a day, and declare success!

This approach will always give us Boolean expressions in a particular form: SUM-OF-PRODUCTS

# Straightforward Synthesis

We can implement

**SUM-OF-PRODUCTS**

with just three levels of logic.

**INVERTERS/AND/OR**

Propagation delay --

No more than 3 gate delays  
(ignoring fan-in)

