Digital Design & FPGA Workshop

- Week 3 Verilog HDL
	- HDL Overview
	- – $-$ Combinatorial modeling
	- Common mistakes
	- Modular design
	- Exercise
		- Our first Verilog module, a 4 Bit Full Adder

■ Goal of 6.111: Building binary digital solutions to **computational problems**

Building Digital Systems with Building Digital Systems with HDLs MiT

 Logic synthesis using a Hardware Description Language (HDL) automates the most tedious and error-prone aspects of design

Hardware structures can be modeled effectively in either VHDL and Verilog. Verilog is similar to c and a bit easier to learn.

 $\mathcal{L}_{\mathcal{A}}$ **Hardware description language (HDL) is a convenient, deviceindependent representation of digital logic**

- Behavioral or Algorithmic Level
	- **Highest level in the Verilog HDL**
	- **Design specified in terms of algorithm (functionality) without hardware details. Similar to "c" type specification**
	- **Most common level of description**
- **<u>R**</u> Dataflow Level
	- **The flow of data through components is specified based on the idea of how data is processed**
- Gate Level
	- **Specified as wiring between logic gates**
	- **Not practical for large examples**
- **E** Switch Level
	- **Description in terms of switching (modeling a transistor)**
	- **No useful in general logic design – we won't use it**

A design mix and match all levels in one design is possible. In general Register Transfer Level (RTL) is used for a combination of Behavioral and Dataflow descriptions

■ Misconceptions

- **The coding style or clarity does not matter as long as it works**
- **Two different Verilog encodings that simulate the same way will synthesize to the same set of gates**
- **Synthesis just can't be as good as a design done by humans**
	- **Shades of assembly language versus a higher level language**

■ What can be Synthesized

- **Combinational Functions**
	- Multiplexors, Encoders, Decoders, Comparators, Parity Generators, **Adders, Subtractors, ALUs, Multipliers**
	- **Random logic**
- **Control Logic**
	- z **FSMs**

What can't be Synthesized

- **Precise timing blocks (e.g., delay a signal by 2ns)**
- **Large memory blocks (can be done, but very inefficient)**

Understand what constructs are used in simulation vs. hardware mapping

Verilog: The Module

- Verilog designs consist of **interconnected modules.**
- **A module can be an element or collection of lower level design blocks.**
- × **A simple module with combinational logic might look like this:**

```
Declare and name a module; list its 
                                              ports. Don't forget that semicolon.
                                              Specify each port as input, output, 
                                              or inoutExpress the module's behavior. 
                                              Each statement executes in parallel; order does not matter.
module mux_2_to_1(a, b, out, 
                     outbar, sel);
// This is 2:1 multiplexor
  input a, b, sel;
  output out, outbar;
  assign out = sel ? a : b;
  assign outbar = ~out; 
                                              Comment starts with // Verilog skips from // to end of the line
```
endmodule

2-to-1 multiplexer with inverted output

Out = sel ● a + sel ● b

out

outbar

1

a

b

0

sel

Continuous (Dataflow) Assignment Continuous (Dataflow) Assignment

- r. **Continuous assignments use the assign keyword**
- r. **A simple and natural way to represent combinational logic**
- \mathbf{r} **Conceptually, the right-hand expression is continuously evaluated as a function of arbitrarily-changing inputs…just like dataflow**
- $\mathcal{L}_{\mathcal{A}}$ **The target of a continuous assignment is a net driven by combinational logic**
- \blacksquare **Left side of the assignment must be a scalar or vector net or a concatenation of scalar and vector nets. It can't be a scalar or vector register (***discussed later***). Right side can be register or nets**
- \mathcal{L}^{max} **Dataflow operators are fairly low-level:**
	- **Conditional assignment: (conditional_expression) ? (value-if-true) : (value-if-false);**
	- **Boolean logic: ~, &, |**
	- **Arithmetic: +, -, ***
- $\mathcal{L}_{\mathrm{eff}}$ **Nested conditional operator (4:1 mux)**

assign out = s1 ? (s0 ? i3 : i2) : (s0? i1 : i0);

module muxgate (a, b, out, outbar, sel); input a, b, sel; output out, outbar; wire out1, out2, selb; and a1 (out1, a, sel); not i1 (selb, sel); and a2 (out2, b , selb); or o1 (out, out1, out2); assign outbar = ~out; endmodule

- **Verilog supports basic logic gates as primitives and, nand, or, nor, xor, xnor, not, buf can be extended to multiple inputs: e.g., nand nand3in (out, in1, in2,in3); bufif1 and bufif0 are tri-state buffers**
- **Net represents connections between hardware elements. Nets are declared with the keyword wire.**

module mux_2_to_1(a, b, out, P. **Supports richer, C-like control structures such as if, for, while,case**


```
\mathcal{L}_{\rm{max}}
```
-
- **Two structured procedure statements: initial and always**
-
- **Procedural assignment allows an alternative, often higher-level, behavioral description of combinational logic**
- **Procedural Assignment with always** Mii
- **In digital design, registers represent memory elements (we will study these in the next few lectures)**
- Digital registers need a clock to operate and update their **state on certain phase or edge**
- Registers in Verilog should not be confused with hardware **registers**
- **In Verilog, the term register (reg) simply means a variable that can hold a value**
- Verilog registers don't need a clock and don't need to be **driven like a net. Values of registers can be changed anytime in a simulation by assuming a new value to the register**

- T. **Procedural and continuous assignments can (and often do) co-exist within a module**
- **Procedural assignments update the value of reg. The value will remain unchanged till another procedural assignment updates the variable. This is the main difference with continuous assignments in which the right hand expression is constantly placed on the left-side**

- **case and if may be used interchangeably to implement conditional execution within always blocks**
- **case is easier to read than a long string of if...else statements**

```
module mux_2_to_1(a, b, out, 
                  outbar, sel);
  input a, b, sel;
  output out, outbar;
  reg out; 
  always @ (a or b or sel) 
  begin
    if (sel) out = a;
   else out = b;
  end assign outbar = ~out;
endmodulemodule mux_2_to_1(a, b, out, 
                                                           outbar, sel);
                                          input a, b, sel;
                                          output out, outbar;
                                          reg out; 
                                          always @ (a or b or sel) 
                                          begin
                                           case (sel)
                                              1'b1: out = a;
                                              1'b0: out = b;
                                            endcaseend assign outbar = ~out;
```
endmodule

Note: Number specification notation: <size>'<base><number> (4'b1010 if a 4-bit binary value, 16'h6cda is a 16 bit hex number, and 8'd40 is an 8-bit decimal value) Mii

assign {b[7:0],b[15:8]} = {a[15:8],a[7:0]}; effects a byte swap Concatenate signals using the { } operator

L3: 6.111 Spring 2006 Introductory Digital Systems Laboratory 15

Multi-bit signals and buses are *easy* **in Verilog.**

The Power of Verilog: *n***-bit Signals**

■ 2-to-1 multiplexer with *8-bit operands*:

```
module mux_2_to_1(a, b, out, 
                   outbar, sel);
  input[7:0] a, b;
  input sel;
  output[7:0] out, outbar;
  reg[7:0] out; 
  always @ (a or b or sel) 
  begin
    if (sel) out = a;
    else out = b;
  end assign outbar = ~out;
endmodule
```


Verilog's built-in arithmetic makes a 32-bit adder easy:

```
module add32(a, b, sum);
  input[31:0] a,b;
  output[31:0] sum;
  assign sum = a + b;
endmodule
```
A 32-bit adder with carry-in and carry-out:

```
module add32_carry(a, b, cin, sum, cout);
  input[31:0] a,b; 
  input cin;
  output[31:0] sum; 
  output cout;
  assign \{ \text{cout, sum} \} = a + b + cin;
endmodule
```
Dangers of Verilog: Incomplete Specification Mii Mii

Is this a 3-to-1 multiplexer?

Incomplete Specification Infers Latches Incomplete Specification Infers Latches Mii

```
module maybe_mux_3to1(a, b, c, 
                       sel, out);
  input [1:0] sel;
  input a,b,c;
  output out;
  reg out;
  always @(a or b or c or sel)
  begin
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
    endcaseendendmodule
```
if out is not assigned during any pass through the always block, then the previous value must be retained!

Synthesized Result:

- Latch memory "latches" **Latch memory "latches" old data when G=0 (we will discuss latches later)**
- T. ■ In practice, we almost *never* **intend this**

Avoiding Incomplete Specification Avoiding Incomplete Specification ШiГ

■ Precede all conditionals **with a default assignment for all signals assigned within them…**

```
always @(a or b or c or sel)
 begin
    out = 1'bx;
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
    endcaseendendmodule
```

```
always @(a or b or c or sel)
 begin
  case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
      default: out = 1'bx;
    endcaseendendmodule
```
- **…or, fully specify all branches of conditionals and assign all signals from all branches**
	- **For each if, include else**
	- **For each case, include default**

ШĦ

What is the resulting circuit?

Priority Logic Priority Logic

Intent: **if more than one input is 1, the result is a don't-care.**

Code: **if i[0] is 1, the result is 00 regardless of the other inputs.** *i[0] takes the highest priority.*

■ if-else and case statements are interpreted very literally! **Beware of unintended priority logic.**

Avoiding (Unintended) Priority Logic Avoiding (Unintended) Priority Logic MiT

 Make sure that if-else and case statements are *parallel* **If mutually exclusive conditions are chosen for each branch...**

 ...then synthesis tool can generate a simpler circuit that evaluates the branches in parallel

Parallel Code:

```
module binary encoder(i, e);
  input [3:0] i;
  output [1:0] e;
  reg e;
  always @(i)
 begin
    if (i == 4'b0001) e = 2'b00;
    else if (i == 4'b0010) e = 2'b01;
    else if (i == 4'b0100) e = 2'b10;
    else if (i == 4'b1000) e = 2'b11;
    else e = 2'bxx;
  endendmodule
```
Minimized Result:

- \mathcal{L}^{max} **Modularity is essential to the success of large designs**
- **Contract A Verilog module may contain submodules that are "wired together"**
- $\mathcal{L}_{\mathcal{A}}$ **High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.**

2-to-1 MUX

```
module mux32two(i0,i1,sel,out);
input [31:0] i0,i1;
input sel;
output [31:0] out;
assign out = sel ? i1 : i0;
endmodule
```
3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
input [31:0] i0,i1,i2;
input [1:0] sel;
output [31:0] out;
reg [31:0] out;
always @ (i0 or i1 or i2 or sel)
begin
  case (sel)
    2'b00: out = i0;
    2'b01: out = i1;
    2'b10: out = i2;
    default: out = 32'bx;
  endcaseendendmodule
```
32-bit Adder

32-bit Subtracter 16-bit Multiplier

```
module mul16(i0,i1,prod);
                                                         input [15:0] i0,i1;
                                                         output [31:0] prod;
                                                         // this is a magnitude multiplier
                                                         // signed arithmetic later
                                                         assign prod = i0 * i1;
                                                         endmodulemodule add32(i0,i1,sum);
input [31:0] i0,i1;
output [31:0] sum;
assign sum = i0 + i1;
endmodulemodule sub32(i0,i1,diff);
                            input [31:0] i0,i1;
                            output [31:0] diff;
                            assign diff = i0 - i1;
                            endmodule
```


Top-Level ALU Declaration Level ALU Declaration

ModelSim ModelSim Output

addition

subtraction multiplication

Courtesy of Frank Honore and D. Milliner. Used with permission.

- $\overline{\mathcal{L}}$ **ModelSim used for behavior level simulation (pre-synthesis) – no timing information**
- F. **ModelSim can be run as a stand alone tool or from Xilinx ISE which allows simulation at different levels including Behavioral and Post-Place-and-Route**

Explicit port naming allows port mappings in arbitrary order: better scaling for large, evolving designs

Given Submodule Declaration:

```
module mux32three(i0,i1,i2,sel,out);
```
Module Instantiation with Ordered Ports:

```
mux32three output_mux(add_out, sub_out, mul_out, f[2:1], r);
```
Module Instantiation with Named Ports:

```
mux32three output mux(.sel(f[2:1]), .out(r), .i0(add out),
```


<u>■ Built-in Verilog gate primitives may be instantiated as well</u> **Instantiations may omit instance name and must be ordered:**

and(out, $in1, in2, ... inN$);

- $\mathcal{L}_{\mathcal{A}}$ **Bitwise operators perform bit-sliced operations on vectors ~(4'b0101) = {~0,~1,~0,~1} = 4'b1010 4'b0101 & 4'b0011 = 4'b0001**
- **Logical operators return one-bit (true/false) results !(4'b0101) = ~1 = 1'b0**
- **Reduction operators act on each bit of a single input vector &(4'b0101) = 0 & 1 & 0 & 1 = 1'b0**
- \mathbb{R}^2 **Comparison operators perform a Boolean test on two arguments**

comparison

- Multiple levels of description: behavior, dataflow, logic and **switch (not used in 6.111)**
- Gate level is typically not used as it requires working out **the interconnects**
- **Continuous assignment using assign allows specifying dataflow structures**
- **Procedural Assignment using always allows efficient behavioral description. Must carefully specify the sensitivity list**
- **Incomplete specification of case or if statements can result in non-combinational logic**
- **Verilog registers (reg) is not to be confused with a hardware memory element**
- **Modular design approach to manage complexity**